make rules file

By deki ยท 8 replies
Dec 14, 2005
  1. Hi, anyone explain the following lines in the

    $(COMPILE.c) -o $% $<
    $(AR) $(ARFLAGS) $@ $%
    $(RM) $%
    $(GET) $(GFLAGS) -P $< > $*.c
    $(CC) $(CFLAGS) -c $*.c
    If you could, please, thank you
  2. Nodsu

    Nodsu TS Rookie Posts: 5,837   +6

    Someone's schoolwork again?

    These are suffix rules and show what make is supposed to do when it is requested to process a source ending with .c and a target ending with .a for example.
  3. jobeard

    jobeard TS Ambassador Posts: 11,128   +982

    rules are formed from a syntax object: action
    .c.a: a rule to make a .A thing from a .C thing
    $(COMPILE.c) -o $% $< an action to assemble it
    $(AR) $(ARFLAGS) $@ $% an action to archive it
    $(RM) $% an action to delete the .a thing once archived

    .c~.o: rule to create a .o from a .c source
    $(GET) $(GFLAGS) -P $< > $*.c action to fetch the source file
    $(CC) $(CFLAGS) -c $*.c and action to compile it

    understand, $(xxx) are macros defined elsewhere and therefore can literally be anything. I've suggested typical action knowing what the rule: imply.

    Try google for 'GNU Make' for online reference material
  4. deki

    deki TS Rookie Topic Starter Posts: 25

    Thank you,by the way I have one of the worst teachers and he did not do a
    good job explaining.
  5. jobeard

    jobeard TS Ambassador Posts: 11,128   +982

    MAKE is a wonderfull tool.
    Normally the 'default' rules (ie those built into the product) just do the right thing,
    but you can teach it how to do every step. The non-default rule that
    is really neat is the ability to ensure that your copy of the source is up-to-date
    with respect to the source management system (sccs, rcs, or cvs).

    the rules are hierarchial, so each step of the process can be controlled by you.

    typically, the first rule is all:
    all: config, build, install



    install: mkdirs, copyfiles, setperms




    the white-spaces between the rules are critical; they are the delimiters of the actions associated to the rule immediately above.

    by this example, the following are all valid invocations of this makefile;
    make all
    make config
    make build
    make mkdirs​

    this ought to stimulate some reading and usage for the tool.
  6. deki

    deki TS Rookie Topic Starter Posts: 25

    Thank you now its clear!
  7. Mictlantecuhtli

    Mictlantecuhtli TS Evangelist Posts: 4,345   +11

    Eh, this all depends on the contents of Makefile.
  8. deki

    deki TS Rookie Topic Starter Posts: 25

    Just to make sure:

    Difference between My make.rules and Built in make.rules:
    Mine: If I have my own make.rule file the make must comply to my rules,
    and build the objects accordingly.

    Built in: I dont have to worry about rules that the make is going by,
    the only thing I need is write my own makefile with my own depencencies
    and commands.
  9. jobeard

    jobeard TS Ambassador Posts: 11,128   +982

    Basically correct. Be aware however, that your rules are overrides to the defaults. You override what you NEED and just leave the rest alone:)

    but of course. Should have been more clearly stated as
    'for the sample rules above...'
Topic Status:
Not open for further replies.

Similar Topics

Add your comment to this article

You need to be a member to leave a comment. Join thousands of tech enthusiasts and participate.
TechSpot Account You may also...