University of Illinois team stacks three active silicon layers on a single chip, achieving 98-100% transistor yield
Forward-looking: For years, the chip industry has chased better performance by shrinking transistors and squeezing more of them onto a flat slice of silicon. That strategy is running into hard limits. A group at the University of Illinois thinks the next gains will come not from going smaller, but from going vertical.